

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FI	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/901,918	07/09/2001		Ken Fernald	CYGL-24,692	7118	
25883	7590	12/23/2004		INER		
HOWISON P.O. BOX 74		OTT, L.L.P	ANDERSON, I	ANDERSON, MATTHEW D		
DALLAS, 7		<b>1</b> -1715		ART UNIT	PAPER NUMBER	
				2186		

DATE MAILED: 12/23/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application N . Applicant(s)							
Office Action Summary			09/901,918	FERNALD, KEN					
			Examiner	Art Unit					
			Matthew D. Anderson	2186					
<i>TI</i> Period for R	he MAILING DATE of this commu eply	nication app	ears n the cover sheet with the	ne c rrespondence ad	ddress				
THE MAI  - Extension: after SIX (  - If the peric - If NO peric - Failure to - Any reply earned pai	TENED STATUTORY PERIOD I LING DATE OF THIS COMMUN s of time may be available under the provision 6) MONTHS from the mailing date of this com od for reply specified above is less than thirty od for reply is specified above, the maximum s reply within the set or extended period for rep received by the Office later than three months tent term adjustment. See 37 CFR 1.704(b).	NICATION.  ns of 37 CFR 1.13  nmunication.  (30) days, a reply  statutory period w  ly will, by statute.	6(a). In no event, however, may a reply to within the statutory minimum of thirty (30 ill apply and will expire SIX (6) MONTHS cause the application to become ABAND	the timely filed  days will be considered time from the mailing date of this of	ly. xommunication.				
Status			4 0004						
<u></u>	Responsive to communication(s) filed on <u>15 November 2004</u> .								
<i>,</i>		<i>,</i> —	action is non-final.						
	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.								
Disposition	of Claims								
4)⊠ Cla	Claim(s) <u>1-7</u> is/are pending in the application.								
4a)	4a) Of the above claim(s) is/are withdrawn from consideration.								
5) <u></u> Cla	Claim(s) is/are allowed.								
·	Claim(s) <u>1-7</u> is/are rejected.								
·	Claim(s) is/are objected to.								
	aim(s) are subject to restr	iction and/or	election requirement.						
Application	•								
•	9) The specification is objected to by the Examiner.								
,	The drawing(s) filed on <u>09 July 2001</u> is/are: a) accepted or b) objected to by the Examiner.								
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
•	er 35 U.S.C. §§ 119 and 120	to by the Ex		noo 7 tollori ol Tollii i	10 102.				
_		m for foreign	priority under 35 II S C & 11	9(a) (d) or (f)					
12)									
reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.									
Attachment(s)									
2) Notice of	References Cited (PTO-892) Draftsperson's Patent Drawing Review on Disclosure Statement(s) (PTO-1449)		5) Notice of Inform	nary (PTO-413) Paper No nal Patent Application (PT					

Application/Control Number: 09/901,918 Page 2

Art Unit: 2186

### **DETAILED ACTION**

#### Claim Rejections - 35 USC § 112

- 1. The following is a quotation of the first paragraph of 35 U.S.C. 112:
  - The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.
- 2. Claims 1-7 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. Although figure 11 seems to indicate differentiating between "types" of accesses such as reads and write/erases, there does not appear in the specification any linkage between the claimed access "type" and these reads/writes/erases. To avoid any possible misconstruing of the claim language and whether any other possible interpretations are supported by the original disclosure, more consistent language between the amended claims and specification is required.
- 3. Claim 7 is rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. There does not appear to be support for the lower logical address portion not having lock bits. Figure 11 clearly shows both portions (1102 & 1104) of memory 1106 containing lock bits. Also, there does not appear to be support for portions with lower logical memory addresses being

Art Unit: 2186

erased before portions with higher logical addresses. In fact, no sequence of erasure can be found by the Examiner. The Examiner asks the Applicant to provide support for these limitations.

In the Applicants' remarks filed 11/15/04, the cited portions of the specification seem to assert determining if the lock bits are set or asserted. The claims though recite no lock bits existing at all. Perhaps line 3 of the claim should be amended from "...lower logical memory address and not containing lock bits" to something similar to "..lower logical memory address and whose lock bits are not asserted...".

#### Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 1-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hotley (US Patent # 5,442,704) and Zimmer et al. (US Patent # 6,633,964).
- 6. Claims 1-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hotley (US Patent # 5,442,704) and Sharma et al. (US Patent # 6,636,906).
- 7. Claims 1-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hotley (US Patent # 5,442,704) and Wolrich et al. (US Patent # 6,681,300).
- 8. With respect to claim 1, Hotley discloses:

Application/Control Number: 09/901,918

Art Unit: 2186

storing in a location in memory a plurality of lock bits, each associated with a separate logical portion of the memory space and determinative as to the access thereof for a predetermined memory access operation thereon, as shown by the lock bits (item 54a) for each row (54b) of the memory array in figure 4;

detecting a request for access to a desired location in the memory space for operating thereon, as shown in figure 6b;

comparing the requested memory access operation with the associated lock bit in the associated logical portion and determining if access is allowed for the requested memory access operation, and performing the requested memory access operation if allowed, as shown by protection determination and ensuing execution starting in step 626 in figure 6b.

- 9. With respect to claim 2, Hotley discloses the operation being a read of an addressable location, as recited in column 9, lines 2-6.
- 10. With respect to claim 3, Hotley discloses the operation being a write of an addressable location, as recited in column 9, lines 2-6.
- 11. With respect to claim 4, Hotley discloses the operation being an erase of the associated logical portion of an addressable location therein, by teaching in column 9, line 25, of a block erase operation.
- 12. With respect to claim 5, Hotley discloses:

storing the plurality of lock bits in a variable location in the memory and storing the lock bit in a known location in the memory, as shown by one lock bit being stored for each row of memory in figure 4;

in the step of comparing, the location of the lock bits is first read for m the memory and then the lock bits are read from memory, by teaching in column 13, lines 24-35, that each step instruction causes the middle address bits stored in the address latch counter 30-3 to be incremented by one for readout of the next lock bit location LMB1, then contents of the location LMB1 is compared with the key bit presented by ACP 10 which is the first key bit of the sequence to be compared.

- 13. With respect to claim 6, Hotley discloses the predetermined operation being an erase of the lock bits, by teaching in column 11, lines 10-15, that when a block is erased, all of its data including the lock bits stored in the lock storage area are set to ONEs.
- 14. With respect to claim 7, Hotley discloses the operation of erasing the lock bits requires that each of the lower logical portions with lower logical addresses and not containing lock bits to be erased before the top most portion with higher logical addresses that contains the lock bits, by teaching in column 14, lines 15-20, of an erase being performed on the block designated by the most significant bits contained in the counter.
- 15. With respect to claim 1, Hotley teaches all other limitations, as discussed above, but fails to specifically disclose using the lock bits to determine if the requested predetermined type of access is allowed.
- 16. Zimmer et al. teach in figure 2B and column 4, lines 40+, of both a read lock bit and a write lock bit which would lock access to the memory block for either a read access type or a write access type.

Application/Control Number: 09/901,918 Page 6

Art Unit: 2186

17. It would have been obvious to one of ordinary skill in the art, having the teachings of Hotley and Zimmer *et al.* before him at the time the invention was made, to modify the lock bits taught by Hotley, to include separate lock bits for both read and write access types, as with the lock bits of Zimmer *et al.*, in order to prevent undesired memory accesses and possible data loss/corruption, as taught by Zimmer *et al.*.

- 18. Sharma et al. teach in figure 3, of a read lock bit which would lock access to the memory block from a predetermined access type, wherein the access type locked is a read.
- 19. It would have been obvious to one of ordinary skill in the art, having the teachings of Hotley and Sharma *et al.* before him at the time the invention was made, to modify the lock bits taught by Hotley, to include a read lock bit, as with the lock bits of Sharma *et al.*, in order to prevent undesired read type memory accesses and possible data loss/corruption, as taught by Sharma *et al.*.
- 20. Wolrich et al. teach in figure 3, of a read lock bit which would lock access to the memory block from a predetermined access type, wherein the access type locked is a read.
- 21. It would have been obvious to one of ordinary skill in the art, having the teachings of Hotley and Wolrich *et al.* before him at the time the invention was made, to modify the lock bits taught by Hotley, to include a read lock bit, as with the lock bits of Wolrich *et al.*, in order to prevent undesired read type memory accesses and possible data loss/corruption, as taught by Wolrich *et al.*.

Application/Control Number: 09/901,918 Page 7

Art Unit: 2186

## Response to Amendment

22. In response to the amendment filed 11/15/04: claims 1-4 and 6-7 have been amended.

### Response to Arguments

23. Applicant's arguments with respect to claims 1-7 have been considered but are moot in view of the new ground(s) of rejection.

#### Conclusion

- 24. The prior art made of record on form PTO-892 and not relied upon is considered pertinent to applicant's disclosure. Applicant is required under 37 C.F.R. § 1.111(c) to consider these references fully when responding to this action. The documents cited therein teach similar access limiting systems.
- 25. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Matthew D. Anderson whose telephone number is (571) 272-4177. The examiner can normally be reached on Monday-Friday, 2nd Fridays off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew M. Kim can be reached on (571) 272-4182. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 872-9306 for regular communications and (703) 872-9306 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

MATTHEW ANDERSON
PRIMARY EXAMINER
GROUP 2000